*** empty log message ***
git-svn-id: https://swig.svn.sourceforge.net/svnroot/swig/trunk@400 626c5289-ae23-0410-ae9c-e8d60b6d4f22
This commit is contained in:
parent
b0da03b33f
commit
0b6dc00640
4 changed files with 40 additions and 1 deletions
|
|
@ -45,13 +45,14 @@ swig13: SWIG1.3 Modules1.1 Swig LParse Preprocessor DOH
|
|||
$(SOURCE)/DOH/libdoh.a \
|
||||
$(LIBS)
|
||||
|
||||
experiment: Swig Preprocessor LParse Experiment Swim SWILL DOH Xmlparse Expat
|
||||
experiment: Swig Preprocessor LParse Experiment Swim SWILL DOH Xmlparse Expat Modules
|
||||
$(CXX) -o $(TARGET) \
|
||||
$(SOURCE)/Experiment/libexp.a \
|
||||
$(SOURCE)/Xmlparse/libxmlparse.a \
|
||||
$(SOURCE)/Expat/libexpat.a \
|
||||
$(SOURCE)/LParse/liblparse.a \
|
||||
$(SOURCE)/Preprocessor/libcpp.a \
|
||||
$(SOURCE)/Modules/libmodules.a \
|
||||
$(SOURCE)/Swig/libswig.a \
|
||||
$(SOURCE)/Swim/libswim.a \
|
||||
$(SOURCE)/SWILL/libswill.a \
|
||||
|
|
@ -97,6 +98,8 @@ Expat:
|
|||
Swithe:
|
||||
@cd $(SOURCE)/Swithe; $(MAKE)
|
||||
|
||||
Modules:
|
||||
@cd $(SOURCE)/Modules; $(MAKE)
|
||||
|
||||
.PHONY: SWIG1.1 Modules1.1 Swig Preprocessor LParse \
|
||||
Experiment Swim SWILL DOH Swithe
|
||||
|
|
|
|||
31
SWIG/Source/Modules/Makefile.in
Normal file
31
SWIG/Source/Modules/Makefile.in
Normal file
|
|
@ -0,0 +1,31 @@
|
|||
# ---------------------------------------------------------------
|
||||
# $Header$
|
||||
#----------------------------------------------------------------
|
||||
|
||||
srcdir = @srcdir@
|
||||
VPATH = @srcdir@
|
||||
|
||||
SRCS =
|
||||
OBJS =
|
||||
|
||||
prefix = @prefix@
|
||||
exec_prefix = @exec_prefix@
|
||||
|
||||
CC = @CC@
|
||||
AR = @AR@
|
||||
RANLIB = @RANLIB@
|
||||
CFLAGS = @CFLAGS@
|
||||
INCLUDE = -I$(srcdir)/. -I$(srcdir)/../DOH/Include
|
||||
TARGET = libmodules.a
|
||||
|
||||
.c.o:
|
||||
$(CC) $(CFLAGS) $(INCLUDE) -c -o $*.o $<
|
||||
|
||||
all: $(TARGET)
|
||||
|
||||
$(TARGET): $(OBJS)
|
||||
$(AR) cr $(TARGET) $(OBJS)
|
||||
$(RANLIB) $(TARGET)
|
||||
|
||||
clean:
|
||||
rm -f *.o *~ core *.so *.a *_wrap.*
|
||||
4
SWIG/Source/Modules/test.c
Normal file
4
SWIG/Source/Modules/test.c
Normal file
|
|
@ -0,0 +1,4 @@
|
|||
|
||||
int modules_test() {
|
||||
/* Does nothing */
|
||||
}
|
||||
|
|
@ -641,6 +641,7 @@ AC_OUTPUT(
|
|||
Source/Include/swigconfig.h
|
||||
Source/Include/swigver.h
|
||||
Source/LParse/Makefile
|
||||
Source/Modules/Makefile
|
||||
Source/Modules1.1/Makefile
|
||||
Source/Preprocessor/Makefile
|
||||
Source/SWIG1.1/Makefile
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue